English  |  正體中文  |  简体中文  |  Items with full text/Total items : 888/888 (100%)
Visitors : 13123600      Online Users : 164
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://ccur.lib.ccu.edu.tw/handle/A095B0000Q/408


    Title: 低功率電壓控制振盪器與注入鎖定式自動轉導匹配電壓控制振盪器之設計;Design of Low Power Voltage-Controlled Oscillator and Injection-Locked Voltage-Controlled Oscillator with Spontaneously-matched Transconductance
    Authors: 林士華;LIN, SHIH-HUA
    Contributors: 電機工程研究所
    Keywords: 壓控振盪器;注入鎖定;源極退化;voltage controlled oscillator;injection-locked;source resistive degeneration
    Date: 2017
    Issue Date: 2019-07-17
    Publisher: 電機工程研究所
    Abstract: 本論文設計四種不同架構的CMOS 180 nm電壓控制振盪器晶片。第一顆晶片是使用交互耦合對之差動架構,第二顆晶片為源極退化之四相位架構,第三顆晶片為源極退化之背對背串聯可變電容之四相位輸出架構,用以改良第二種架構之相位雜訊。第四顆晶片是結合自動轉導匹配與共模點注入鎖定技術之差動電壓控制振盪器,以達到振幅平衡。第一顆晶片因電路佈局走線僅進行交錯耦合線之電磁模擬,造成量測頻率由15 GHz偏移至9 GHz。第二顆晶片由於電路佈局時電源走線太窄,無法承受6 mA的源極電流而燒毀。第三顆晶片其量測結果振盪頻率3.0 GHz、相位雜訊為-124.8 dBc/Hz、頻率調控範圍為2.47 GHz ~ 3.02 GHz、功率消耗為1.4 mW、晶片面積為1.5×0.9 mm2,FOM計算結果為-342.2 dBc/Hz。第四顆晶片其量測結果振盪頻率為3.5 GHz、相位雜訊為-119.0 dBc/Hz、頻率調控範圍為2.68 GHz ~ 3.73 GHz、鎖定頻寬為0.87 MHz、相位誤差為1.3o、功率消耗為1.6 mW、晶片面積為1.1×0.8 mm2,FOM計算結果為-347.5 dBc/Hz,優於現有文獻同型架構晶片之特性。關鍵字:壓控振盪器、注入鎖定、源極退化。
    In this thesis, four different voltage-controlled oscillator (VCO) chips in CMOS 180 nm technology are designed, where the first three are free-running VCOs and the fourth is injection-locked. For the first two VCOs, the source resistive degeneration in the cross-coupled MOSFET pair was adopted for the differential and quadrature outputs. In the third chip, the back-to-back series varactor configuration was applied for phase noise enhancement. In the fourth VCO, the common-mode injection was employed for the free-running oscillation locked onto the externally-injected signal and the spontaneous transconductance match technique was employed for the signal output amplitude balance. Since the interconnect lines, except the cross-over line section, were not included in the electromagnetic simulation, the oscillation frequency is shifting from 15 GHz to 9 GHz. The second chip fails since the narrow power line-width is insufficient to carry the actual current density. The third and fourth VCOs work successfully. The third VCO has a measured oscillation frequency range of 2.47-3.02 GHz with -124.8 dBc/Hz phase noise, giving an excellent FOM of -342.2 dBc/Hz. The power consumption is 1.4 mW and the chip size is 1.5×0.9 mm2. For the injection-locked VCO, the measured oscillation frequency range is 2.68-3.73 GHz with -119.0 dBc/Hz phase noise and the locking bandwidth is 0.87 MHz. The power consumption is 1.6 mW and the chip size is 1.1×0.8 mm2. The injection-locked VCO achieves the best FOM of -347.5 dBc/Hz.Index Terms: Voltage Control Oscillator, Injection Locking, Source resistive degeneration.
    Appears in Collections:[電機工程研究所] 學位論文

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML347View/Open


    All items in CCUR are protected by copyright, with all rights reserved.


    版權聲明 © 國立中正大學圖書館網頁內容著作權屬國立中正大學圖書館

    隱私權及資訊安全政策

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback